Abstract
We characterize SET/RESET cycling effects on read-disturb failure time in the low resistance state (LRS) of a hafnium-oxide resistive memory cell. We find that the read-disturb failure time degrades by orders of magnitude after SET/RESET cycling. An analytical LRS read-disturb failure time model including cycling induced trap generation rate and its influence on read-disturb characteristics is developed. We compare our read-disturb model with measured results in a wide range of read voltage and SET/RESET cycle number. Good agreement between modeled and measurement results is obtained. We evaluate read-disturb failure time in post-cycling cells for different read failure criteria.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Device and Materials Reliability
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
