Abstract
In this paper, a flash dynamic element matching (DEM) analog to digital converter (ADC) architecture is analyzed, and criteria are developed for comparing this architecture's performance when various DEM algorithms are applied to it. As an example, these performance criteria are used to compare four DEM algorithms applied to a 6 bit flash DEM ADC.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
