An all-digital DLL using novel harmonic-free and multi-bit SAR techniques

Abstract

A novel Force/Release technique is proposed to eliminate the harmonic locking issue, which occurs in wide-range operation of Delay Locked Loops (DLLs). The proposed technique does not require replica delay line or multiphase clocks for frequency estimation, and hence, reduces the chip area and power consumption. Moreover, it can be employed, without modifications, to any type of the delay line controller. In addition, an area efficient technique for multi-bit Successive Approximation Register (SAR) DLL is proposed. A complete All-Digital DLL (ADDLL) design implementing the proposed Force/Release technique and the proposed 2-bit SAR scheme is developed. All design units are fully digital, described in Verilog and mapped to silicon using the IBM 0.13μm Artisan standard cell library. The proposed design has an active area of 0.014mm2 and can operate from 110MHz to 1GHz with a fixed latency of one clock cycle. It locks in 12 clock cycles and has a closed loop characteristics.