Abstract
Model-based, retargetable compilers are a popular means of reducing time-to-market for novel processor architectures. In this paper, we present an efficient pipeline model for instruction scheduling in a retargetable compiler. Compared to existing retargetable compilers, this pipeline model: allows for instruction scheduling optimizations even for complex pipelines with multiple functional units, allows for simpler re-targetability for novel architectures and improves by 14% the average compile-time of applications for complex architectures. The applications compiled with our pipeline model show the same performance as compiled with a classic, “hand-written” compiler.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
