Abstract

This paper describes an 8-bit 30 MS/s 18 mW ADC (Analog-to-Digital Converter) with 1.8 V single power supply for battery powered systems. A folding and interpolation architecture with the auto-zeroed amplifiers is newly developed to achieve the low power consumption and the low power supply voltage. A pipelining technique is also introduced to realize that conversion rate with low power consumption. A test chip of the ADC is fabricated in a 0.18 /spl mu/m CMOS process. The experimental results at 30 MS/s shows DNL less than +/$0.5 LSB, INL less than +/- 1.0 LSB and SNDR more than 45 dB with 3 MHz input frequency.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call