Algorithms for designing efficient multi-precision parallel multiplier and multiplier-adder cells for DSP applications

Abstract

The authors propose two novel algorithms: (i) to perform concurrent computation of multi-precision multiplication and addition operations and (ii) to minimise and subsequently add the resulting sign extension bits involved for dealing with signed 2's complement data operands. Design examples are presented to illustrate the flexibility of the proposed algorithms.