Abstract
This chapter gives an overview of the proposed analog integrated circuit (IC) design automation environment, AIDA, which implements a design flow from a circuit-level (spice netlist) specification to a physical layout (GDSII stream) description. The emphasis is on the automatic analog IC sizing and optimization tool, AIDA-C, but a brief overview of AIDA-L, the layout generation tool, is also provided, as it is an indispensable module to enable layout-aware sizing and optimization. In the first section, the AIDA environment for analog IC design automation is presented and in Sect. 3.2 the sizing capabilities of AIDA-C circuit optimizer are sketched. Finally, in Sect. 3.3, additional detail about the tool’s implementation, inputs, outputs and proposed design flow is provided.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
