Abstract
In this paper, new technology solutions for reducing contact resistance to enhance MOSFET drive current performance are discussed. We focus on several new approaches pioneered by our group for reducing electron and hole heights between the heavily-doped diffusion region and the silicide layer in n-FET and p-FET, respectively. Integration of these approaches in advanced device architectures would contribute to realization of high-performance CMOS devices.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
More From: Electrochemical Society Transactions
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
