Abstract
The Charged Device Model (CDM) is now considered to be an important stress model for defining ESD reliability of IC chips. This paper examines the CDM performance for three different advanced protection devices in a 0.35 /spl mu/m LDD CMOS technology. Through failure analysis and device simulations, the behavior of these protection devices during the CDM event is investigated. The results will enable devices to be designed for improved CDM protection levels.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.