Abstract
Printed circuit boards manufactured by a semi-additive process are widely used for packaging substrates. Along with increasing demands of downsizing electronic devices with high functionality, packaging substrates installed with semiconductors in such devices are strongly required to be miniaturized with high density of circuit wirings. We report our insulation build-up materials and processes for advanced packages with fine line/space and high reliability. The insulation materials we developed show low coefficient of thermal expansion (CTE), low dielectric loss tangent and good thinner insulation reliability. They can produce fine line and space (FLS) under 10μm pitch by a semi-additive process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
