Abstract
Computer systems with virtual memory are susceptible to design bugs and runtime faults in their address translation systems. Detecting bugs and faults requires a clear specification of correct behavior. A new framework for address translation aware memory consistency models addresses this need.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have