Abstract
A mechanism and acceleration method for read disturb failures induced by Flash EEPROM cycling is reported. The gate-disturb degradation at read depends on program/erase cycle, applied voltage and temperature. It considers that this failure is due to electron tunneling barrier lowering by positive charge trapped during program/erase cycling. The improvement of lifetime has been found by optimizing ion implantation condition at drain.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
