Abstract
This paper presents authors’ research on implementation of sorting nets in Field Programmable Logic Gates. As a theoretical base bitonic sorting nets were considered. During their research authors met several difficulties which came from big digital resource requirements necessary to realize medium sizes sorting nets. A few techniques are proposed to obey these difficulties and advantages of sorting nets implementation in reprogrammable hardware are emphasized.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
