Abstract
This brief presents a cascade pseudo 3-level time-to-digital converter (TDC) based on wideband phase-locked loops (PLLs) for photon time of flight measurement. In each pixel, a 9-bit pseudo random synchronous counter composed of linear feedback shift register is served as a high-level coarse TDC. Its counting clock is directly coming from the synchronous counter served as the middle-level TDC. The low-level fine TDC is based on time-interpolation technology and directly use the low-jitter multi-phase clock signal generated by the PLL to complete the fine quantization of the residue time. In addition, proper timing control and error suppression methods are implemented in the proposed TDC. The circuit is demonstrated in TSMC 0.35- ${\mu }\text{m}$ CMOS process. Under the condition of 10-MHz input reference frequency and 3.3-V supply voltage, the wideband PLL can be locked from 146 to 450 MHz. The resolution of the TDC will change from 856 to 278 ps. At 450 MHz, the measured DNL around $15\boldsymbol {\mu }\text{s}$ is–0.1 to 0.1 LSB and the INL is–0.05 to 0.2 LSB.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.