A VLSI Implementation of a Generic Systolic Synaptic Building Block for Neural Networks

Abstract

Designing hardware requires a thorough decomposition of the conceptual models to be integrated as well as extensive analysis of all the functional parameters they involve. Together with an introduction to artificial neuron models, we briefly explain, in this paper, why artificial neural networks are good candidates for silicon integration although they still require much theoretical thoughts.