Abstract
In this paper, we describe a flexible VLSI architecture to achieve a real-time processing of full-search block matching algorithm (FBMA) for video applications. The proposed architecture uses a parallel algorithm based on the idea of partial result accumulation. The partial sum results of the candidate block distortions are individually accumulated into cyclic storage buffer for each distortion measure. A parameterizable Motion Estimation Processor (MEP) is designed for both different reference block sizes and various search ranges. Moreover, for larger search ranges and high throughput rates, multiple number of MEPs can be cascaded. It has serial data input but performs parallel processing. It can be easily and cost-effectively implemented into VLSI by its simple one dimensional semi-systolic array architecture and control. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
