A VLSI array architecture for realization of DFT, DHT, DCT and DST

Abstract

A unified array architecture is described for computation of DFT, DHT, DCT and DST using a modified CORDIC (coordinate rotation digital computer) arithmetic unit as the basic processing element (PE). All these four transforms can be computed by simple rearrangement of input samples. Compared to five other existing architectures, this one has the advantage in speed in terms of latency and throughput. Moreover, the simple local neighborhood interprocessor connections make it convenient for VLSI implementation. The architecture can be extended to compute transformation of longer length by judicially cascading the modules of shorter transformation length which will be suitable for wafer scale integration (WSI). CORDIC is designed using transmission gate logic (TGL) on sea of gates semicustom environment. Simulation results show that this architecture may be a suitable candidate for low power/low voltage applications.