Abstract
A variable-phase ring oscillator (VPRO) and phase-locked loop (PLL) architecture is introduced for integrated phased arrays. The architecture eliminates key building blocks such as mixers, phase shifters and power splitters/combiners, allowing for compact and low-power implementations. This paper presents the principles of operation of the architecture in transmit and receive modes, along with a detailed theoretical treatment of critical performance metrics such as linearity and sensitivity. In addition, measured results from a prototype, 24 GHz , 4-channel, phased-array transceiver, implemented in a 0.13 mum CMOS process, are presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
