Abstract
In this letter, we propose a universal shifter architecture which executes parallel vector shift operations as well as data reorganizing operations concerning packed data formats. The universal shifter is beneficial in cost-effectively implementing microprocessors' SIMD ISA extensions. It reduces the overall occupied area by 56% and delay time by 6% compared to the conventional implementations which have duplicated operational units.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: AEUE - International Journal of Electronics and Communications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
