Abstract
This letter presents a novel time latch for high speed time domain analogue to digital converters. The time latches reported in literature suffer from a limited maximum operating frequency, which makes them unsuitable for high frequency applications. Analysis of the proposed time latch shows it can operate at 10 GHz, 2.5x higher than the best reported time latch. Furthermore, simulations in 28 nm CMOS technology confirm that the enhancement in the speed of the proposed time latch comes with low overhead in area and power. Potential design issues with the proposed time latch are also discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
