Abstract
This paper presents an energy efficient successive-approximation register (SAR) analog-to-digital converter (ADC) for low-power applications. To improve the overall energy-efficiency, a skipping-window technique is used to bypass corresponding conversion steps when the input falls in a window indicated by a time-domain comparator, which can provide not only the polarity of the input, but also the amount information of the input. The time-domain comparator, which is based on the edge pursing principle, consists of delay cells, two NAND gates, two D-flip-flop register-based phase detectors and a counter. The digital characteristic of the comparator makes the design more flexible, and the comparator can achieve noise and power optimization automatically by simply adjusting the delay cell number. An energy efficient digital-to-analog converter (DAC) control scheme suitable for the skipping window technique is also developed to reduce the switching energy during SAR conversion. Together with the skipping-window technique, the linearity and the power consumption of the SAR ADC are improved. The impact of different window sizes on comparison cycles, DAC switching energy and the overall energy efficiency is analyzed. Simulation results show that the proposed skipping-window technique can improve the overall energy-efficiency of the SAR ADC, as well as the linearity, and the optimized window size for the overall energy efficiency will vary with the DAC switching energy.
Highlights
Internet of Things (IoTs) can connect many devices together to formulate a smart network, which can be used in smart home, intelligent transportation, smart grid, wise medical, smart agriculture and smart cities [1,2,3]
When the skipping window size is set to 256 least significant bit (LSB), the percentage of a full scale input fallen into the skipping window comes to 50%, which can improve the overall energy efficiency of the successive-approximation register (SAR) analog-to-digital converter (ADC) significantly
In order to evaluate the performance of the proposed skipping window technique, a 10-bit SAR ADC model is used
Summary
Internet of Things (IoTs) can connect many devices together to formulate a smart network, which can be used in smart home, intelligent transportation, smart grid, wise medical, smart agriculture and smart cities [1,2,3]. To improve the energy efficiency and resolution of SAR ADC, researches focused on digitalto-analog converter (DAC) switching scheme and comparator have been developed [4,5,6,7,8,9,10,11,12,13,14]. The DAC switching energy only occupies for only about 30% of power consumption in modern CMOS technology [17] Comparator performance is another challenge in SAR ADC design, especially for high resolution ADC, where the noise performance is of great importance. To further improve the overall power-efficiency, different window techniques for SAR ADC are proposed [21,22,23].
Sign-in/Register to view highlights & summary Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
