Abstract
Reconfigurable computing (RC) is a compromise of General-propose processor (GPP) computing and Application Specific Integrated Circuit (ASIC) computing with both hardware efficiency and software flexibility. An efficient algorithm to tackle the scheduling and placement problem for the dynamically reconfigurable Field-Programmable Gate Arrays (FPGAs) with real time decisions is highly concerned for the performance of RC. By exploring 2-dimensonal (2-D) reconfigurable hardware resource model and hardware task scale information, we propose an efficient task scheduling and placement algorithm by cooperating Tasks' Aspect Ratio (TAR) with 2-D reconfigurable resource model. Simulations show that our method improves the success ratio up to 9.7% compared with Horizon algorithm and DATS algorithm. TAR algorithm also achieves better resource utilization.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
