Abstract
The increasing complexity of electronic systems requires a powerful abstraction and structuration mechanisms, as well as design methodologies that systematically and formally derives low-level concrete designs from high-level abstract ones. For this reason, in this research work, we present a methodological design approach that automatically generates a functional HDL code from SysML diagrams modelling hardware design. The generated HDL code is both verifiable and executable. While the first feature remains crucial for low-level design refinements, the second one enables design performance evaluation at early stages. In order to shed light on the features of the proposed approach, a case study is given. Specifically, it involves designing the micro-architecture of MIPS processor, generating its functional specification in CLEAN from its SysML model, and simulating it.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of High Performance Systems Architecture
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
