Abstract
Complementary metal oxide semiconductor (CMOS) image sensors are more compatible than charge coupled devices (CCDs) for lab-on-a-chip platforms due to their inherited advantages. However, without the noise reduction circuits, CMOS technology wouldn't be able to compete with CCDs. Today, correlated double sampling circuits (CCDs) are used in all CMOS imagers in order to remove the reset noise and the fixed pattern noise. However, these circuits immensely decrease the fill factor of the image sensors because of their large area and their requirement of extra circuitries in order to convert their single ended outputs to differential outputs. In this paper, we propose a CDS architecture convenient for CMOS imagers that uses switched capacitor fully differential configuration which reduces the noise in the same way as the conventional CDS architectures while decreasing the area and increasing the fill factor.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
