Abstract

This work focuses on an amorphous Indium-Gallium-Zinc Oxide (a-IGZO) thin-film transistor (TFT) model with lower saturation voltage for dual-gate (DG) TFTs compared to single-gate (SG) TFTs. The addition of a backgate in dual-gate TFTs saturates the drain current at one half of the VDS required for SG devices when front and backgate oxides are matched. This behaviour can be expected for various configurations of DG TFTs. TFTs with gate and backgate shorted, with gate or back-gate connected to source, and in diode load are discussed. The derived drain current equation for DG devices explains the lower saturation voltage and allows VDS,Sat extraction. The model has been verified by characterizing different configurations, and comparing them to the device model simulations.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.