Abstract
A stray-insensitive biphase SC realization of an all-pole filter of any desired order is first obtained in the ladder form with all the SCs of equal value. These equal-valued SCs are then replaced by a single time-shared SC. Like any other time-multiplexed circuit, this circuit also requires an increased number of clock phases. Thus against an increase in the die area to generate a multiphase clock on the chip, there is a saving due to the reduction in the total capacitance. One such fifth-order low-pass filter is designed and tested with discrete components to verify its performance.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
