Abstract

Random device variations are a key factor limiting the performances of high-resolution CMOS current steering D/A converters. In this paper a novel design methodology based on statistical modeling of MOS drain current has been developed. This technique requires firstly an estimation of mean value and autocorrelation function of a single stochastic process, which all the process/device variations are lumped in. Then a behavioral model of D/A converters has been developed. Finally, the statistical simulation of static performances (DNL and INL) has been carried out for different DAC architectures.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call