Abstract
Nowadays, integration of a large number of processors on the same silicon die has become technically possible; however these multiprocessor system-on-chips (MPSoC) require new design methodologies, and therefore design space exploration (DSE) methods should be utilized. Also, these new methods should deal with problems like deep submicron effects and design complexities on one hand, and meet the time-to-market requirements on the other hand; hence they usually experience a tradeoff between precision of results and the exploration time. In this paper, we present a statistical application model in order to speed up the MPSoC design space exploration process. We also introduce our exploration tool, developed based on this model, and present the simulation results to prove its correctness.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
