Abstract
A solid-state sampling circuit (`boxcar integrator') is described which has a ratio of holding time to learning time in excess of 1011. The circuit may be used to improve the signal-to-noise ratio for signals having repetition frequencies between 500 and 10−4 pulses per second or to sample a 200 ns portion of a single event and hold the sample to within 1% for 6 h. It accepts positive or negative signals of up to 5 v amplitude, has unity gain and has an overall linearity of better than ±01%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
