Abstract

Nowadays, XML is playing an extremely important role in various fields such as web services and database systems. However, the task of XML parsing is generally known as bottleneck in related applications since it takes a general processor dozens of cycles to process every single character of XML file. As a result, software XML parsing is of poor performance and hardware accelerator is an appropriate alternative to perform efficient XML parsing. Until now, some hardware XML parsers with good performance have come to the world. In order to further improve XML parsing performance, we propose a slide-window-based XML parsing accelerator (SWXPA) which introduces data-level parallelism and implement our design on a Xilinx Virtex-6 board at an average throughput of 0.33 cycle per byte (CPB) and 3.0 Gbps.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.