Abstract
SummaryThis paper introduces a simple design strategy to increase the power efficiency of linear charge pumps. The technique exploits a voltage amplitude of the clock signal lower than the supply voltage to reduce the power conversion losses. The nominal output voltage is maintained unaltered by increasing the number of stages.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Circuit Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
