Abstract
The performance of a silicon stress-sensitive unijunction transistor is investigated. The transistor is classed as a stress-sensitive semiconductor lateral bipolar device with an S-type input (emitter) I-V characteristic. The optimal layout of the device and its basic parameters are determined. The device can serve as a basis for designing relaxation oscillators with the physically integrated function of mechanical stress-to-signal frequency conversion at the output.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
