Abstract
A new method of sidelobe level (SLL) reduction for a substrate integrated waveguide (SIW) slot array antenna is presented. In this method, amplitude distribution is assigned to the slots by tapering the SIW width. The SIW with tapered width can be efficiently manufactured by varying the position of the side-wall vias. In this letter, the new method is verified on a 12-element SIW slot array antenna operating at 94 GHz to achieve SLL around –30 dB. The antenna design procedure as well as simulation and measurement results are presented.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
