Abstract
A semi-digital phase-interpolator based CDR is implemented in 0.18µm CMOS. By employing a cascaded architecture, versatile CDR operation is achieved. The first-stage CDR provides fast acquisition even with large initial frequency difference, followed by the second-stage CDR to further improve the time margin for phase tracking. An adaptive algorithm is used to change the phase resolution of the second stage depending on input frequency offsets, while it optimizes the phase resolution to a best case of 10 bit for small frequency difference. With the first-stage output always available, fast coarse phase acquisition is guaranteed, which is useful for fast system wake up.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
