Abstract
The design of a CMOS cache controller chip for a high-end (i486) microprocessor is presented. The cache controller supports either two lines per tag (sectored) or one line per tag (nonsectored). A single cache controller directly supports nonsectored 64 kilobyte or sectored 128 kilobyte cache memories. The sectored mode effectively doubles the cache size compared to the nonsectored mode while maintaining the same tag RAM size. The cache controller is designed to be completely software transparent and contains a 4 K-tag entry tag RAM on-chip and supports burst read, burst line fill, snoop, and back-off cycles. Read-only spaces can also be cached with write protections. Two-way set associativity, sectored cache, and efficient cache protocols optimize performance of the cache memory system and complexity of the cache controller design. This chip supports a 25- or 33-MHz microprocessor. This high speed is achieved by dividing the tag RAM array into eight small sections, thus reducing the overall access time of the tag RAM.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
