Abstract
This paper presents a 10-bit successive approximation register (SAR) ADC with an energy-efficient switching approach of capacitive DAC. The proposed switching method lessens the dynamic offset effect coming from the asymmetric capacitive switching. A tri-level algorithm is applied additionally to make the ADC more power-efficient and is implemented with switching-capacitive voltage generator without consuming static power. It consumes 3.87μW at 0.5V supply and 1.28MS/s sampling rate, and achieves ENOB of 9.69-bit and FOM of 3.66 fJ/conversion-step. This SAR ADC has been fabricated by TSMC 90nm CMOS process technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
