Abstract
A new algorithm and associated VLSI architecture for sequential decoding of convolutional codes is described. Its error rate performance is found to be virtually identical to that of the classical stack algorithm, while the expected power consumption of the described VLSI implementation is found to be at least one order of magnitude smaller (depending on channel bit error rate) than that of a previously proposed architecture, for nearly the same decoding speed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
