Abstract

This paper provides the theoretical analysis and physical implementation of a reconfigurable integrated dispersive delay line (RI-DDL) in the IBM 8RF 0.13-μm CMOS process. The RI-DDL employs a transversal filter structure, which is realized with the reverse gain port of a distributed amplifier. We successfully demonstrate that an RI-DDL is capable of achieving multiple nonuniform transmission line DDL transfer functions by altering the tap coefficients and polarities. The RI-DDL operates up to 4.5 GHz with 1.2-ns dispersion. We provide the experimental demonstration of the real time spectrum analysis (0.4-4 GHz) with the RI-DDL. Finally, we discuss the practical limitation of the proposed RI-DDL using the 0.13-μm CMOS process as well as the error bounds of the RI-DDL response due to discrete tap coefficient levels.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.