Abstract

A real-time system LSI for Digital VCR (DVCR) encoding/decoding and MPEG2 decoding is implemented on a dual-issue RISC processor (DRISC) with dedicated hardware for variable length coding/decoding and video-block loading. The DRISC achieves 972MOPS and supports multiple standards with the block-level dedicated processing. The LSI size is 7.7×7.2mm2in a 0.25-µm process.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.