Abstract
This paper describes a ΔΣ dithered time-to-digital converter (TDC) design for all-digital phase-locked loops (ADPLLs). Different from other ΔΣ modulated TDCs, the proposed TDC employs a ΔΣ delay-locked loop (DLL) to achieve both noise-shaped dithering and PVT-insensitive time resolution. Simulation results show that the proposed TDC significantly improves the fractional spur performance even with TDC nonlinearity considered. The TDC designed in 65nm CMOS occupies an area of <0.06mm2 and consumes 2.2mW.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
