Abstract
A simple FET based on a vertical channel configuration is proposed for use as a variable resistor. By tailoring the shape of the channel plan geometry, a large range of log-linear conductance variation may be achieved within a single device. The principle may be used to give other laws of conductance variation and could have application to FETs operating in the power range.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
