Abstract

A programmable frequency divider with wide input frequency and divison ratio range is designed in 65nm TSMC RF CMOS technology and presented in this paper. By using the divider-by-2/3 chain, the division ratio of the whole programmable frequency divider covers from 256 to 510. By simulation in Cadence environment, the results show that the programmable frequency divider works correctly when the input frequency varies from 0.2 GHz to 8.8 GHz.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call