Abstract
According to dramatically growing interesting in power-efficient embedded processor, designers must establish the proper power strategy when they design new embedded processor cores. This paper develops a SPARC compatible floating-point co-processor, which is part of a SPARC compatible embedded processor and implements the SPARC V8 floating-point instruction set except for square root and all quad precision instructions. To lower the power dissipation of floating-point co-processor, we modify the decoder stage of the integer unit pipeline to generate the clock gating signals so that the unused floating-point co-processor execution pipeline can be clock-gated. The design is implemented in a SMIC 0.18-μm CMOS process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
