Abstract
The proposed phase-locked loop system constructs with the current-mismatch adjusting circuit reduces the static phase error. The proposed current-mismatch adjusting circuit uses a time amplifier circuit to enlarge the phase error between the Up and Dn pulses. The digital code from the current mismatch adjusting circuit calibrates the charge current in the charge pump. The circuit is fabricated in a 0.35 μm CMOS process with 3.3 V supply voltage. The measured static phase error without and with current-mismatch adjusting circuit is 65.41 and 3.44ps, respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
