Abstract
Incorporating a soft processor in a programmable logic system, e.g. a field programmable gate array (FPGA), often requires using a substantial percentage of the logic cells (LC), notably on low-power devices. In this work we present a 32-bit RISC-V soft processor design that uses a serial arithmetic logic unit (ALU). The design can be configured to use less than 5% of the LC resources in a 5K LC low-power FPGA device. Small occupancy soft processors enable complex control and ancillary support to the principal processing and transport paths.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
