Abstract
In this paper we present the design and implementation of a parallel network simulator to manipulate the shared-memory packet buffer in a network interface card (NIC) for a network terminal. The proposed simulator consists of two components, input generator and buffer management simulator. The simulator flexibly accommodates either a dynamic or a static packet buffer management algorithm for a high-speed Ethernet to deliver fast and accurate clock-cycle level data analysis. In addition, it is transparent to trace and analyze the concurrent operations in the packet buffer and, thus, the simulator contributes to developing efficient buffer management algorithms.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
