Abstract
AbstractGraphics pipelines include many custom accelerators which are difficult to design and not readily scalable. A graphics rendering pipeline mainly includes a front-end processor (FEP), a primitive assembler, a vertex shader stage (performing model view transform, vertex coloring, projection transform), back-face culling, 3D clipping, window transform, rasterizer, pixel shading, and fragment operations. These accelerators determine the performance of rendering. The main operation of the rasterization stage is to convert primitives into pixels. Rendering without accelerators is also viable if the SIMT (Single-Instruction Multiple-Thread) engines on a modern GPU (Graphics Processing Unit) are well-utilized. Compared with the standard TBR algorithm, this paper improves the original serial algorithm into a parallel algorithm to improve the rendering performance. A highly parallel implementation in this approach, from the very first stage of primitive assembly to fragment operations, boosts performance as experimental results indicate.KeywordsParallel renderingGPU3D pipelineRasterization
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
