Abstract
Dedicated hardware for decimal floating point arithmetic is becoming a necessity in commercial and financial applications which demand high speed decimal computation. Multi-operand decimal addition is the core of other arithmetic operations, such as multiplication and division. In this paper, we propose a new parallel adder which uses binary CSAs to accumulate BCD-8421 input operands and perform carry corrections during the accumulation. The correction means that certain values must be added to the preliminary sum to ensure that proper BCD results are produced. The proposed approach attempts to minimize the number of additional operands required for the corrections. The synthesis result is obtained using Synopsys Design Compiler Topographical Technology with TSMC 0.18um library.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
