Abstract
Based on a typical 1 6-Mb dynamic-RAM (DRAM) sense amplifier using 0.6- mu m design rules, a test structure was designed and the minimum signal voltage for reliable operation of the sense amplifier was determined. The analysis of the measured data provides a monitor for DRAM process control. Variations in gate lengths and capacitances and the influence of the decoupling transistors located between bitlines and sense amplifier were investigated. The local variation in threshold voltage was investigated on a separate test structure on the same wafer. In this way the contribution to the minimum sense signal attributed to mismatches in current gain and parasitic transistor capacitances can be separated. The minimum storage cell capacitance for which correct sensing was possible was determined. >
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
