Abstract
The UIS characteristic of the device is a key parameter of the super-junction MOSFET, which represents the reliable performance of the device in the face of extreme conditions. The maximum avalanche energy (EAS ) that the device can withstand under a single pulse of the gate electrode or the maximum avalanche energy (EAR ) that the device can withstand under multiple pulses of the gate electrode is commonly used in the industry to characterize the UIS characteristic. To solve the avalanche energy problem of super-junction MOSFET, we propose a novel structure of super-junction MOSFET with a P-type diffused region on the top of the N-column drift region.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
